Show HN: FPGA design acceleration – idiomatic Python to synthesizable Verilog